CMOS制造工艺流程简介课件.ppt
《CMOS制造工艺流程简介课件.ppt》由会员分享,可在线阅读,更多相关《CMOS制造工艺流程简介课件.ppt(39页珍藏版)》请在三一办公上搜索。
1、1,2.1 CMOS制造工艺流程简介,We will describe a modern CMOS process flow.Process described here requires 16 masks and 100 process steps.,第二章 CMOS制备基本流程,2,Stages of IC Fabrication,3,In the simplest CMOS technologies,we need torealize simply NMOS and PMOS transistors for circuits like those illustrated below.,C
2、MOS Digital Gates,反相电路,或非门:同时输入低电平时才能获得高电平输出,4,PMOS and NMOSwafer cross section after fabrication,2-Level Metal CMOS,两层互连布线的CMOS,有源器件(MOS、BJT等类似器件),必须在外加适当的偏置电压情况下,器件才能正常工作。,对于MOS管,有源区分为源区和漏区,在进行互联之前,两者没有差别。,5,Choosing a SubstrateActive RegionN and P WellGateTip or ExtensionSource and DrainContact a
3、nd Local InterconnectMultilevel Metalization,Processing Phases,6,1 m Photoresist,40 nm SiO2,Choose the substrate(type,orientation,resistivity,wafer size),Initial processing:,-Wafer cleaning-thermal oxidation,H2O(40 nm,15 min.900C)-nitride LPCVD(低压化学气相沉积)(80 nm 800C),Substrate selection:-moderately h
4、igh resistivity(25-50 ohm-cm)-(100)orientation-P-type.,80 nm Si3N4,Choosing a Substrate,Si,(100),P Type,2550cm,1st Mask Photoresist spinning and baking 100C(0.5-1.0 m),2.2 有源区的形成,7,Photolithography-Mask#1 pattern alignment and UV exposure-Rinse away non-pattern PR-Dry etch the Nitride layer-Plasma e
5、tch with Fluorine CF4 or NF4 Plasma-Strip Photoresist(H2SO4或O2 plasma),Active Area Definition(主动区),SiO2,Si3N4,Photoresist,8,Wet Oxide(thick SiO2)-H2O(500 nm,90 min.1000C),Strip Nitride layer-Phosophoric acid(磷酸)or plasma etch,选择性问题,Field Oxide Growth,-LOCOS:Local Oxidation of Silicon(局部硅氧化工艺),SiO2,S
6、i3N4,薄的SiO2层,厚的Si3N4层,避免鸟喙(birds beak)的影响,场区:很厚的氧化层,位于芯片上不做晶体管、电极接触的区域,可以起到隔离晶体管的作用。,9,Photolithography(套刻)-Mask#2 pattern alignment and UV exposure,Ion Implantation 离子注入-B+ion bombardment,Penetrate thin SiO2 and field SiO2-反型:半导体表面的少数载流子浓度等于体内的多数载流子浓度时,半导体表面开始反型。-150-200 keV for 1013cm-2-Implantati
7、on Energy and total dose adjusted for depth and concentration,P-well Fabrication,Strip Photoresist,-Rinse away non-pattern PR,2.3 N阱和P阱的形成,SiO2,Photoresist,10,Ion Implantation-P+ion bombardment,-Penetrate thin SiO2 and fieldSiO2-300-400 keV for 1013cm-2-Implantation Energy and,total dose adjusted fo
8、rdepth and concentration,Strip Photoresist,N-well Fabrication,Photolithography-Mask#3 pattern alignment and UV exposure-Rinse away non-pattern PR,11,Thermal Anneal(热退火)-Repair crystal lattice structure damage due to implantation,Dry Furnace(N2 ambient,防止氧化层生成)-Anneal 30 min 800C or RTA(快速热退火)10 sec
9、1000C,-Drive-in 4-6 hours 1000 C-1100 C,Thermal Anneal and Diffusion,N and P Drive-in(扩散推进)-Thermal diffusion of dopant to shallower than desired depth-Drive-in is a cumulative process!,12,Photolithography-Mask#4 pattern alignment and UV exposure-Rinse away non-pattern PR,-B+ion bombardment-50-75keV
10、 for 1-5 1012cm-2,-Implantation Energy andtotal dose adjusted fordepth and concentration,Strip Photoresist,Threshold Adjustment,P-type NMOS,Ion Implantation,2.4 栅电极的制备,开启电压调整,调整之前P阱的掺杂浓度,调整时的注入剂量,13,Threshold Adjustment,N-type PMOS,Photolithography-Mask#5 pattern alignment and UV exposure-Rinse away
11、 non-pattern PR,-As+ion bombardment-75-100keV for 1-5 1012cm-2,-Implantation Energy andtotal dose adjusted fordepth and concentration,Strip Photoresist,Ion Implantation,14,Remove existing gate region oxide,Furnace Steps-Thermal Anneal,-Oxide growth 3-5 nm-O2 ambient-0.5-1 hour 800C,Gate Oxide Growth
12、 栅极氧化层生长,-HF etch,具有良好的选择性,-Dry Furnace(N2 ambient)-30 min 800C,15,LPCVD Deposition of Si-Silane 硅烷,Amorphous or polycrystalline,silicon layer results,Ion Implantation-P+or As+(N+)implant dopesthe poly(typically 5 1015 cm-2),Polysilicon Gate Deposition,0.3-0.5 um,SiO2,多晶硅薄膜,热分解,16,Photolithography-M
13、ask#6 pattern alignment and UV exposure,Plasma Etch-Anisotropic etch 各向异性蚀刻-Vertical etch rate high,-Lateral etch rate low,Gate Patterning(栅极的图形化),-Rinse away non-pattern PR,Clorine(氯)or Bromine(溴)based for SiO2 selectivity,17,目标:,NMOS器件中的N-注入区,PMOS器件中的P-注入区,多晶硅栅的两侧形成侧壁隔离层的薄氧化层,2.5 前端或延伸区(LDD)的形成,18
14、,LDD:,Lightly Doped Drain(轻掺杂漏)Reduce short channel effects due to gate voltage magnitudes and electric fields Source and Drain must be layered as NMOS:N+N-P or PMOS:P+P-N,Extension(LDD)Formation NMOS,Photolithography-Mask#7 pattern alignment and UV exposure-Rinse away non-pattern PR,-P+ion bombardm
15、ent-50keV for 5 1013cm-2,Strip Photoresist,Ion Implantation,19,Photolithography Mask#8 pattern alignment,and UV exposure Rinse away non-pattern PR Ion Implantation B+ion bombardment 50 keV for 5 1013cm-2,Strip Photoresist,Extension(LDD)Formation PMOS,20,SiO2 隔离介质层,CVD or LPCVD Deposition of SiO2,Sil
16、ane and Oxygen,Or,0.5 um,Provides spacing between gate and source-drain.,SiO2 Spacer Deposition,21,Photolithography,Mask#6 oversized patternalignment and UV exposure Rinse away non-pattern PR,Vertical etch rate high Lateral etch rate low,Strip Photoresist,Anisotropic Spacer Etch,Plasma Etch Anisotro
17、pic etch,Flourine based,22,Screen Oxide Growth Thin SiO2 layer 10 nm to scatter the implanted ions,Photolithography,Mask#9 pattern alignmentand UV exposure Rinse away non-pattern PR,Ion Implantation As+ion bombardment 75 keV for 2-4 1015cm-2,Strip Photoresist,NMOS Source and Drain Implant,2.6 源漏区的形成
18、,Arsenic,Reduce channeling,23,Photolithography,Mask#10 pattern alignmentand UV exposure Rinse away non-pattern PR,Ion Implantation B+ion bombardment 5-10 keV for 1-3 1015cm-2,Strip Photoresist,PMOS Source and Drain Implant,24,N+and P+Drive-in,Thermal diffusion of dopant to shallower than desired dep
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- CMOS 制造 工艺流程 简介 课件
![提示](https://www.31ppt.com/images/bang_tan.gif)
链接地址:https://www.31ppt.com/p-3725707.html