欢迎来到三一办公! | 帮助中心 三一办公31ppt.com(应用文档模板下载平台)
三一办公
全部分类
  • 办公文档>
  • PPT模板>
  • 建筑/施工/环境>
  • 毕业设计>
  • 工程图纸>
  • 教育教学>
  • 素材源码>
  • 生活休闲>
  • 临时分类>
  • ImageVerifierCode 换一换
    首页 三一办公 > 资源分类 > DOC文档下载  

    数字滤波器毕业论文外文翻译.doc

    • 资源ID:3944335       资源大小:27.50KB        全文页数:4页
    • 资源格式: DOC        下载积分:8金币
    快捷下载 游客一键下载
    会员登录下载
    三方登录下载: 微信开放平台登录 QQ登录  
    下载资源需要8金币
    邮箱/手机:
    温馨提示:
    用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)
    支付方式: 支付宝    微信支付   
    验证码:   换一换

    加入VIP免费专享
     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    数字滤波器毕业论文外文翻译.doc

    附录A:英语引文及翻译Digital FiltersWalt Kester.Abstract:FIR filter FIR (Finite Impulse moisturiser Response) filter: Finite length unit Impulse Response filter, is the most basic element in a digital signal processing system, it can ensure that any amplitude frequency characteristics of strict linear phase frequency characteristics at the same time, at the same time the unit sample Response is limited long, thus filter is stable system. Therefore, FIR filter in communication, image processing, pattern recognition and other fields have a wide range of applications.Keywords: FIR Filter Digital filter is one of the most important part of digital signal processing, almost appeared in all digital signal processing system.Digital filter is to point to complete the function of the signal filtering processing, with limited accuracy algorithm of discrete time linear time-invariant system, its input is a set of (by the analog signal sampling and quantization) digital quantity, its output is a transformation of another set of Numbers.Compared with analog filters, digital filter without drift, able to handle low frequency signal, the frequency response can be made very close to the ideal characteristics, and can reach high precision, easy integration and so on, these advantages determine the application of digital filter is more and more widely.working principle: Before entering the FIR filter, the first to transform signal by A/D device module, the analog signals into digital signals; In order to make the signal processing can not occur distortion, the signal must satisfy is the Nyquist sampling speed of a specific reason, generally take signal frequency limit of 4-5 times as the sampling frequency; Generally available high speed of successive into type A/D converter, whether used by accumulative method or distributed algorithm to design FIR filter, filter output data are A string of sequence, to enable it to intuitively reflected, still need through D/A conversion, thus composed of FPGA FIR filter's output must be D/A converter module. FPGA has a well-organized internal logic array and rich connection resources, particularly suitable for digital signal processing tasks, relative to the serial port operation as the leading general DSP chip, its better parallelism and scalability, using fast algorithm of FPGA by accumulation, can design a high speed FIR digital filter.Hardware category: The hardware realization of FIR filter has the following several ways:Integrated Circuit: Is a kind of digital filter commonly used in monolithic integrated circuit, the circuit is simple to use, but because of the word length and the specifications of the order number is less, not easy to fully meet the actual needs. Although multiple extension can be used to meet the requirements, but will increase the volume and power consumption, thus limited in practical application.DSP Chip Another is the use of DSP chip. DSP chip is a dedicated digital signal processing function can call, or according to the structure of the chip instruction set design code can realize the function of FIR; With FIR design when the coefficient calculation and its quantification is more complex, therefore generally USES the MATLAB software as cad, calculate the coefficient of FIR; Then for code design implementation. Realization of FIR filter is relatively simple, but because of Program order execution, the speed is restricted. And different system of DSP chip is the same company, its programming instructions will also vary, development cycle is long.Programmable Another is the use of programmable logic device, FPGA/CPLD. FPGA has the rules of the internal logic of array and rich resources of attachment, especially suitable for fine grain and high parallelism of the structure of the FIR filter implementation, relative to the serial operation of general purpose DSP chip, parallelism and scalability are better. The characteristics of Finite length unit impulse response (FIR) filter has the following features: (1) the system of unit impulse response h (n) in a finite number of n value is zero (2) the system function H (z) in the | z | > 0 convergence, the poles all at z = 0 (causal system) (3) the structure of the main is a recursive structure, there is no output to the input feedback, but some of the structures (such as frequency sampling structure) also contains a recursive part of feedback. A FIR filter unit impulse response h (n) for a sequence of n point 0 n n - 1 or less, or less filter system function H (z) = H (n) * z - n That is, it has (N - 1) order pole at z = 0, has a limited (N - 1) a zero in any position of the z plane.The basic structure FIR filter has the following basic structure: Cross-sectional shape (7.10) of the expression system of difference equations Y (n) = h (m) x (n, m) (7.11) Obviously, this is the convolution of the linear shift invariant system and formula, also delay chain lateral structure of x (n), as shown in figure 4 to 11, referred to as the transverse structure or convolution model structure, also known as direct type structure. Used in figure 4 to 11 will be transposed theorem, available figure 4-12 transpose structure directly. Figure 7.11 cross sectional type structure of FIR filter Cascade type H (z) is resolved into multiplication of coefficient of second-order factors (7.12) Said one N / 2 take the integer part of N / 2. If N is even, it is an odd number of N - 1, so the coefficient has a zero in the B2K, this is because, at this time there are an odd number of root, the conjugate complex roots into the will is even, there must be an odd number of real root. Figure 7-13 draw N is odd, cascade structure of FIR filter, each a second-order factor in figure 4-11 horizontal type.The structure of each section to control a pair of zero, and then the need to control transmission zeros, it can be used. But this structure need coefficient B2k (I = 0, k = 1, 2,., N / 2) than convolution model coefficient of h (N), and the required number of multiplication also more than convolution model.译文数字滤波器科斯特奥特摘要:FIR(Finite Impulse Response)滤波器:有限长单位冲激响应滤波器,是数字信号处理系统中最基本的元件,它可以在保证任意幅频特性的同时具有严格的线性相频特性,同时其单位抽样响应是有限长的,因而滤波器是稳定的系统。因此,FIR滤波器在通信、图像处理、模式识别等领域都有着广泛的应用。关键词:FIR 滤波器 数字滤波器是数字信号处理中最重要的部分之一,几乎出现在所有的数字信号处理system.Digital滤波器是指完成信号滤波处理的功能,用有限精度算法的离散时间线性非时变系统,其输入是一组(由模拟信号采样和量化)数字量,其输出是一个变换的另一组Numbers.Compared模拟滤波器,数字滤波器没有漂移,能够处理低频信号,频率响应可以非常接近于理想的特性,并且可以达到精度高,容易集成等,这些优势决定了数字滤波器的应用越来越广泛。工作原理: 在进入FIR滤波器前,首先要将信号通过A/D器件进行模数转换,把模拟信号转化为数字信号;为了使信号处理能够不发生失真,信号的采样速度必须满足乃奎斯特定理,一般取信号频率上限的4-5倍做为采样频率;一般可用速度较高的逐次逼进式A/D转换器,不论采用乘累加方法还是分布式算法设计FIR滤波器,滤波器输出的数据都是一串序列,要使它能直观地反应出来,还需经过数模转换,因此由FPGA构成的FIR滤波器的输出须外接D/A模块。FPGA有着规整的内部逻辑阵列和丰富的连线资源,特别适合于数字信号处理任务,相对于串行运算为主导的通用DSP芯片来说,其并行性和可扩展性更好,利用FPGA乘累加的快速算法,可以设计出高速的FIR数字滤波器。硬件分类:FIR滤波器的硬件实现有以下几种方式:集成电路: 一种是使用单片通用数字滤波器集成电路,这种电路使用简单,但是由于字长和阶数的规格较少,不易完全满足实际需要。虽然可采用多片扩展来满足要求,但会增加体积和功耗,因而在实际应用中受到限制。DSP芯片:另一种是使用DSP芯片。DSP芯片有专用的数字信号处理函数可调用,或者根据芯片指令集的结构自行设计代码实现FIR的功能;由于FIR设计时其系数计算及其量化比较复杂,因此一般都采用MATLAB软件作为辅助设计,计算出FIR的系数;然后进行代码设计实现。实现FIR滤波器相对简单,但是由于程序顺序执行,速度受到限制。而且,就是同一公司的不同系统的DSP芯片,其编程指令也会有所不同,开发周期较长。待添加的隐藏文字内容3可编程:还有一种是使用可编程逻辑器件,FPGA/CPLD。FPGA有着规则的内部逻辑块阵列和丰富的连线资源,特别适合用于细粒度和高并行度结构的FIR滤波器的实现,相对于串行运算主导的通用DSP芯片来说,并行性和可扩展性都更好。基本结构:FIR滤波器有以下几种基本结构:横截型y(n)=h(m)x(n-m)很明显,这就是线性移不变系统的卷积和公式,也是x (n)的延时链的横向结构,称为横截型结构或卷积型结构,也可称为直接型结构。将转置定理用于转置直接型结构。级联型将H (z)分解成实系数二阶因子的乘积形式其中N/2表示取N/2的整数部分。若N为偶数,则N1为奇数,故系数B2K中有一个为零,这是因为,这时有奇数个根,其中复数根成共轭对必为偶数,必然有奇数个实根。图7-13画出N为奇数时,FIR滤波器的级联结构,其中每一个二阶因子用图4-11的横型结构。这种结构的每一节控制一对零点,因而再需要控制传输零点时,可以采用它。但是这种结构所需要的系数B2k(I = 0,1,2,k,= 1,2,N/2)比卷积型的系数h (n)要多,因而所需的乘法次数也比卷积型的要多。图9.13 FIR滤波器的级联型结构。

    注意事项

    本文(数字滤波器毕业论文外文翻译.doc)为本站会员(仙人指路1688)主动上传,三一办公仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知三一办公(点击联系客服),我们立即给予删除!

    温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




    备案号:宁ICP备20000045号-2

    经营许可证:宁B2-20210002

    宁公网安备 64010402000987号

    三一办公
    收起
    展开